### INTEGRATED CIRCUITS

# DATA SHEET

# 74F786

4-bit asynchronous bus arbiter

**Product specification** 

1991 Feb 14

IC15 Data Handbook





74F786

#### **FEATURES**

- Arbitrates between 4 asynchronous inputs
- Separate grant output for each input
- Common output enable
- On board 4 input AND gate
- Metastable–free outputs
- Industrial temperature range available (-40°C to +85°C)

#### **DESCRIPTION**

The 74F786 is an asynchronous 4–bit arbiter designed for high speed real–time applications. The priority of arbitration is determined on a first–come first–served basis. Separate bus grant ( $\overline{BGn}$ ) outputs are available to indicate which one of the request inputs is served by the arbitration logic. All  $\overline{BGn}$  outputs are enabled by a common enable ( $\overline{EN}$ ) pin. In order to generate a bus request signal a separate 4 input AND gate is provided which may also be used as an independent AND gate. Unused bus request ( $\overline{BR}$ ) inputs may be disabled by tying them high.

The 74F786 is designed so that contention between two or more request signals will not glitch or display a metastable condition. In this situation an increase in the  $\overline{BR}n$  to  $\overline{BG}n$   $t_{PHL}$  may be observed. A typical 74F786 has an h = 6.6ns, t = 0.41ns and To = 5 $\mu$ sec.

#### Where:

h = Typical propagation delay through the device and t and To are device parameters derived from test results and can most nearly be defined as:

t=A function of the rate at which a latch in a metastable state resolves that condition.

To = A function of the measurement of the propensity of a latch to enter a metastable state. To is also a very strong function of the normal propagation delay of the device.

For further information, please refer to the 74F786 application notes.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F786	6.6ns	55mA

#### ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to +70°C	INDUSTRIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = -40°C to +85°C	PKG DWG #	
16-pin plastic DIP	N74F786N	I74F786N	SOT 38-4	
16-pin plastic SO	N74F786D	174F786D	SOT109-1	


#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/ LOW	LOAD VALUE HIGH/ LOW
BR0 – BR3	Bus request inputs (active low)	1.0/3.0	20μA/1.8mA
A, B, C, D	AND gate inputs	1.0/1.0	20μA/0.6mA
EN	Common bus grant output enable input (active low)	1.0/1.0	20μA/0.6mA
YOUT	AND gate output	150/40	3.0mA/24mA
BG0 – BG3	Bus grant outputs (active low)	150/40	3.0mA/24mA


#### NOTE:

One (1.0) FAST unit load is defined as:  $20\mu A$  in the high state and 0.6mA in the low state.

#### LOGIC SYMBOL



#### **IEC/IEEE SYMBOL**



### 4-bit asynchronous bus arbiter


74F786

#### **FUNCTIONAL DESCRIPTION**

The  $\overline{BR}n$  inputs have no inherent priority. The arbiter assigns priority to the incoming requests as they are received, therefore, the first  $\overline{BR}$  asserted will have the highest priority. When a bus request is received its corresponding bus grant becomes active, provided that  $\overline{EN}$  is low. If additional bus requests are made during this time they are queued. When the first request is removed, the arbiter services the bus request with the next highest priority. Removing a request while a previous request is being serviced can cause a grant to be changed when arbitrating between three or four requests. For that reason, the user should not remove ungranted requests when arbitrating between three or four requests. This does not apply to arbitration between two requests.

If two or more  $\overline{BR}n$  inputs are asserted at precisely the same time, one of them will be selected at random, and all  $\overline{BG}n$  outputs will be held in the high state until the selection is made. This guarantees that an erroneous  $\overline{BG}n$  will not be generated even though a metastable condition may occur internal to the device. When the  $\overline{EN}$  is in the high state the  $\overline{BG}n$  outputs are forced high.

#### **PIN CONFIGURATION**



#### PIN DESCRIPTION

SYMBOL	PINS	TYPE	NAME	FUNCTION
BR0 – BR3	4, 5, 6, 7	Input	Bus request inputs (active low)	The logic of this device arbitrates between these four inputs. Unused inputs should be tied high.
A, B, C, D	15, 1, 2, 3	Input	Inputs of the 4-input AND gate	
EN	9	Input	Enable input	When low it enables the BG0 – BG3 outputs.
BG0 – BG3	13, 12, 11, 10	Output	Bus grant outputs (active low)	These outputs indicate the selected bus request. $\overline{BG}0$ corresponds to $\overline{BR}0$ , $\overline{BG}1$ to $\overline{BR}1$ , etc.
YOUT	14	Output	Output of the 4-input AND gate	
GND	8	Ground	ground (0V)	
V <sub>CC</sub>	16	Power	Positive supply voltages	

## 4-bit asynchronous bus arbiter

74F786

#### **ARBITER FUNCTION TABLE**

INPUTS					OUTF	PUTS		
EN	BR0	BR1	BR2	BR3	BG0	BG1	BG2	BG3
L	1	Х	Х	Х	L	Н	Н	Н
L	Х	1	Х	Х	Н	L	Н	Н
L	Х	Х	1	Х	Н	Н	L	Н
L	Х	Х	Х	1	Н	Н	Н	L
Н	Х	Х	Х	Х	Н	Н	Н	Н

Notes to mode selection function table

H = High-voltage level
L = Low-voltage level
X = Don't care

1 = First of inputs to go low


#### **ARBITER FUNCTION TABLE**

	INP	OUTPUT		
Α	В	С	D	YOUT
L	L	L	L	L
L	L	L	Н	L
L	L	Н	L	L
L	L	Н	Н	L
L	Н	L	L	L
L	Н	L	Н	L
L	Н	Н	L	L
L	Н	Н	Н	L
Н	L	L	L	L
Н	L	L	Н	L
Н	L	Н	L	L
Н	L	Н	Н	L
Н	Н	L	L	L
Н	Н	L	Н	L
Н	Н	Н	L	L
Н	Н	Н	Н	Н

Notes to AND function table
H = High-voltage level
L = Low-voltage level

74F786

#### **LOGIC DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	PARAMETER			
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V	
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V	
I <sub>IN</sub>	Input current	out current		mA	
V <sub>OUT</sub>	Voltage applied to output in high output state	–0.5 to V <sub>CC</sub>	V		
I <sub>OUT</sub>	Current applied to output in low output state		48	mA	
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0 to +70	°C	
		Industrial range	-40 to +85	°C	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C	

February 14, 1991

### 4-bit asynchronous bus arbiter

74F786

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	PARAMETER		LIMITS				
UNIT						–40 to +85°C		
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V			
V <sub>IN</sub>	High-level input voltage	2.0			V			
V <sub>IL</sub>	Low-level input voltage			0.8	V			
I <sub>lk</sub>	Input clamp current				-18	mA		
I <sub>OH</sub>	High-level output current				-1	mA		
I <sub>OL</sub>	Low-level output current				24	mA		
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0		+70	°C		
		Industrial range	-40		+85	°C		

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TE	TEST			LIMITS			
			CONDI	TIONS <sup>1</sup>		MIN	TYP <sup>2</sup>	MAX		
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> =	I <sub>OH</sub> = MAX	±10%V <sub>CC</sub>	2.4			V	
			MAX, V <sub>IH</sub> = MIN		±5%V <sub>CC</sub>	2.7	3.3		V	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V	
			V <sub>IH</sub> = MIN		±5%V <sub>CC</sub>		0.30	0.50	V	
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input	/oltage	$V_{CC} = 0.0V, V_I = 7.0V$					100	μΑ	
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$	= MAX, V <sub>I</sub> = 2.7V				20	μΑ	
I <sub>IL</sub>	Low-level input current	A – D, <del>EN</del>	$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA		
		BRn						-1.8	mA	
Ios	Short–circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX			-60		-150	mA	
Icc	Supply current (total)		$V_{CC} = MAX$	·			55	80	mA	

#### Notes to DC electrical characteristics


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC}$  = 5V,  $T_{amb}$  = 25°C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


#### **AC ELECTRICAL CHARACTERISTICS**

	LIMITS									
SYM- BOL	PARAMETER	TEST CONDITION	V <sub>C</sub>	nb = +25 cc = +5.0 L = 50pF L = 5009	)V <del>-</del> ,	$T_{amb} = 0^{\circ}C$ $V_{CC} = +5.0$ $C_{L} = 5$ $R_{L} = 5$	0V ± 10% 50pF,	T <sub>amb</sub> = - +85 V <sub>CC</sub> = +5. C <sub>L</sub> = 5 R <sub>L</sub> = 5	$6^\circ$ C 0V $\pm$ 10% 50pF,	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Propagation delay, A, B, C, D to YOUT	Waveform 1	2.5 2.5	4.5 4.5	7.5 7.5	2.0 2.5	8.5 7.5	2.0 2.5	8.5 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, BRn to BGn	Waveform 2	5.0 4.5	7.0 6.5	10.0 9.5	4.5 4.0	10.5 10.0	4.5 4.0	10.5 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, EN to BGn	Waveform 2	3.0 2.5	5.0 4.5	8.0 7.5	2.5 2.5	8.5 8.0	2.5 2.5	8.5 8.0	ns
t <sub>PHL</sub>	Propagation delay, BRa to BGb	Waveform 2	5.0	7.0	10.0	4.5	10.5	4.5	10.5	ns


#### **AC WAVEFORMS**



Waveform 1. Propagation delay for AND gate to output



Waveform 2. Propagation delay for bus request or enable to bus grant output




Waveform 3. Propagation delay for bus request to bus grant output

#### Notes to AC waveforms

- For all waveforms, V<sub>M</sub> = 1.5V.
   a and b represents any of the bus requests or grants. BGa low-to-high transition and the BGb high-to-low transition occur simultaneously.

74F786

#### **TEST CIRCUIT AND WAVEFORMS**



R<sub>L</sub> = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

Input Pulse Definition	n
------------------------	---


family	INPUT PULSE REQUIREMENTS								
family	amplitude	$V_{\text{M}}$	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>			
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns			

SF00006

74F786

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					<del>92-11-17</del> 95-01-14

1991 Feb 14

74F786

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT109-1	076E07S	MS-012AC			<del>95-01-23</del> 97-05-22

1991 Feb 14 10

# 4-bit asynchronous bus arbiter

74F786

**NOTES** 

1991 Feb 14

### 4-bit asynchronous bus arbiter

74F786

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05181

Let's make things better.

Philips Semiconductors



